

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/981,603	10/17/2001	Robert F. Dvorak	NBD-48/47181-00259	7891
23569 75	90 01/25/2006		EXAMINER	
SQUARE D C	COMPANY		BENENSO	N, BORIS
LEGAL DEPARTMENT IP SECTION 1415 SOUTH ROSELLE ROAD			ART UNIT	PAPER NUMBER
PALATINE, IL 60067			2836	
			DATE MAILED: 01/25/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
Office Action Summary		09/981,603	DVORAK ET AL.				
		Examiner	Art Unit				
		Boris Benenson	2836				
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the	correspondence address				
WHIC - Exter after - If NC - Failu Any (ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DAMES IN THE MAILING DA	ATE OF THIS COMMUNICATIO 36(a). In no event, however, may a reply be ti will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONI	N. mely filed n the mailing date of this communication. ED (35 U.S.C. § 133).				
Status							
1)⊠	Responsive to communication(s) filed on 28 D	<u>ecember 2005</u> .					
2a) <u></u> □	This action is FINAL . 2b)⊠ This	action is non-final.					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Dispositi	ion of Claims						
4)⊠ Claim(s) <u>1-11,13-26,28-38,40 and 42-50</u> is/are pending in the application.							
4a) Of the above claim(s) is/are withdrawn from consideration.							
5)⊠ Claim(s) <u>42,43, and 45-50</u> is/are allowed.							
6) Claim(s) <u>1-3,5,6,10-11,16-21,25-26, 28-30, 32 and 37-38</u> is/are rejected.							
-	7) Claim(s) 4,7-9,13-15,22-24,31,33-36,40 and 44 is/are objected to.						
8)	8) Claim(s) are subject to restriction and/or election requirement.						
Applicati	ion Papers						
9) The specification is objected to by the Examiner.							
10)⊠ The drawing(s) filed on <u>17 October 2001</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority (ınder 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
2) Notice 3) Information	t(s) se of References Cited (PTO-892) se of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) or No(s)/Mail Date <u>12/28/2005</u> .	4) Interview Summar Paper No(s)/Mail D 5) Notice of Informal 6) Other:					

Art Unit: 2836

Detailed Actions

1. Amendment received on 12/28/2005 is entered.

Claims 1-11, 13-26, 28-26, 28-38, 40, 42-50 are pending in the application.

Response to the arguments

2. Applicants argue that combination of Scott et al. (U.S. Patent 6,625,550) with teaching of Daum et al. (U.S. Patent 6,242,922) is improper. Applicants argue that Daum "perceives a need of keeping the circuitry simple, including elimination various features" and thereafter combining the rest into a single chip (ASIC). Examiner disagree with Applicants' interpretation of Daum et al. It is Examiners opinion that Daum teaches a mixed analog digital application specific integrated circuit (ASIC) employing a standard central processing unit (CPU). An algorithm employed by Daum et al. for detection arcs and calculations done by CPU is different from the algorithm of current invention, but teachings of placing the pieces on a single ASIC are relevant to the current application and should be considered as a Prior Art. Besides Examiner would point out that Rejection of Claims 1-3, 5-6, 10, 16-21, 25-26, 28-30, 32 and 37-38 haven't been based on In re Larson, but based on

Application/Control Number: 09/981,603

Art Unit: 2836

Schenck v. Norton Corp. does not refute such combination. The argument is not convincing. Rejection of Claims 1-3, 5-6, 10, 16-21, 25, 28-30, 32, and 37-38 under 35 U.S.C. 103(a) as being unpatentable over Scott et al. (6,625,550) in view of Daum et al. (6,242,922) maintains.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-3,5-6,10,16-21,25-26, 28-30, 32, and 37-38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Scott et al. (6,625,550) in view of Daum et al. (6,242,922).

 Scott et al. disclose an Arc Fault Detection For Aircraft.

 Scott et al. disclose a "system for determining whether arcing is present in an aircraft electrical circuit comprising a sensor for sensing a current in said circuit and developing a corresponding sensor signal, a circuit for determining the presence in the sensor signal of broadband noise, and producing

Art Unit: 2836

a corresponding output signal, and a controller for processing said sensor signal and said output signal in a predetermined fashion to determine whether an arcing fault is present in said circuit" (Col.6, Lines 23-32). Scott et al. disclose also that "there is provided a controller for determining whether arcing is present in an aircraft electrical circuit in response to input signals, said input signals corresponding to a current in said circuit and to the presence of broadband noise in a predetermined range of frequencies in said circuit, said controller including a plurality of counters and wherein said controller increments said plurality of counters in a predetermined fashion in accordance with said input signals and periodically determines whether an arcing fault is present based at least in part on the state of said plurality of counters" (Col.6, Lines 34-43). "The current samples are converted into current peak, current area, max (di/dt). These values are stored for each half cycle of voltage" (Col.9, Lines 19-21). "The system analyzes these signals to determine whether an arcing fault is present, and if so, outputs a trip signal which may be used directly or indirectly to trip a circuit breaker or other circuit interruption device" (Abstract). Scott et al. disclose "In one embodiment, the components of the

arcing fault circuit detector 24 and the current measuring

Application/Control Number: 09/981,603

Art Unit: 2836

circuit 26 are provided on an application specific integrated circuit (ASIC) 30" (Col.8, Lines 13-16). Daum et al. teach "Apparatus for detecting arcs from a signal provided by a current sensor includes a mixed analog digital application specific integrated circuit (ASIC) employing a standard central processing unit (CPU) with a reduced digital signal processing (DSP) load and programmed to execute a correlation function for arc detection. Further, by enabling use of a standard CPU, fabrication cost of the ASIC can be substantially less than the fabrication cost associated with known arc detection units" (Col.1, Line 63 - Col.2, Line 6). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified system of Scott et al. and integrate all the element into ASIC as it is done in one of the embodiments, because it will decrease a manufacturing cost.

Referring to Claims 5, 20 and 32, Scott et al. disclose use of microprocessor (Fig. 1, Pos.40).

Referring to Claims 6,21 and 33, Scott et al. disclose use of bandpass filters (Fig. 1, Pos.50) and comparators - signal detectors (50). "The signal output of each frequency band is routed to a comparator (signal detector) 52, where it is compared with a reference voltage level, and, if sufficient, causes an output pulse" (Col. 9, Lines 8-11).

Application/Control Number: 09/981,603

Art Unit: 2836

Referring to Claims 19 and 31, Daum et al. teach power supply (Fig.1, Pos. 12) for supplying power to the ASIC components.

Referring to Claims 10-11, 25-26 and 37-38, the system generates "trip_signal". It is inherent that the interrupter latches and requires to be reset for further operations. The use of a buffer (capacitor) in order to accumulate energy and utilize stored energy is routine and should not be claimed as an invention.

Allowable Subject Matter

- 4. Claims 42-43 and 45-50 are allowed.
- 5. Claims 4, 7-9, 13-15, 22-24, 31, 33-36, 40 and 44 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is an examiner's statement of reasons for allowance:

6. Claims 47-50 are allowable because none of the prior art of record disclose an arc fault circuit interruption system that includes a test signal buffer which acts as a current source for driving a test winding at a center frequency of each of the bandpass filters in combination with the other claim limitations.

Application/Control Number: 09/981,603 Page 7

Art Unit: 2836

7. Claims 42-43 and 45-46 are dependent on allowable Claims 47, 48 and therefore allowable.

Contact information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Boris Benenson whose telephone number is (571) 272-2048. The examiner can normally be reached on M-F (8:20-6:00) First Friday Off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Brian Sircus can be reached on (571) 272-2800 ext 36. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Boris Benenson Examiner

Examiner

BRIAN SIRCUS SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2000